1 shifter.dig Add Bits 16 Sub Bits 16 signed_mul.dig